# MICROMACHINED INFRARED SENSITIVE PIXEL AND INFRARED IMAGER INCLUDING SAME

Inventors: Gary K. Fedder and Hasnain Lakdawala

## CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority to U.S. provisional patent application Serial No. 60/252,714, filed November 22, 2000, which is incorporated herein by reference.

# STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH AND DEVELOPMENT

[0002] This research was funded in part by the U. S. Government. The U. S. Government may have certain rights in any patent awarded as provided by Grant No. F30602-97-2-0323, awarded in 1997 and Grant No. F30602-99-2-0545, awarded in 1999 by the Defense Advanced Research Projects Agency (DARPA).

## BACKGROUND OF INVENTION

#### Field of Invention

[0003] The present invention relates generally to micromachining and, more particularly, to a micromachined infrared sensitive pixel that may be used in, for example, an infrared imager.

## Description of the Background

[0004] The human eye can only gather information from the visible light region of the electromagnetic spectrum. Imaging in the infrared (IR) region of the spectrum, however, allows

sensing of small differences in temperature in the environment. This ability is highly useful for surveillance and security applications as it enables detection of objects in absolute darkness. Conventional IR imagers have been in use by law enforcement and military agencies. However, conventional IR imager technology relies on semiconductor sensors, which are expensive and bulky due to the necessary cooling to liquid nitrogen temperatures (77 K). Newer uncooled imagers are based on custom materials and are expensive to fabricate.

The applications for low cost infrared imagers range from household security applications to "night vision" aids for night driving. IR sensors with high enough sensitivity (0.1 degree Kelvin) to be suitable for imaging purposes are expensive. Imagers made using conventional semiconductor technologies are very expensive and bulky, as the imagers have to be cooled to the temperature of liquid nitrogen. Newer uncooled imagers are based on custom processes that are expensive to fabricate.

[0006] Several research and development groups have created medium-performance IR imaging arrays. One example is the Honeywell uncooled bolometer array. Certain technology spearheaded by Sarnoff Laboratories and Sarcon Microsystems includes the creation of suspended bimorph micro-plates whose thermo-mechanical displacement is detected by measuring the capacitance of the micro-plate to the substrate. The main drawback of that approach is that the designs are difficult to manufacture due to the good control of residual stress.

[0007] Other approaches to uncooled IR imagers include the Texas Instrument Approach: An array of  $25\mu m$  -  $75\mu m$  Barium Strontium Titanate (BST) detectors whose polarization and electric constant change with temperature, resulting in a change in capacitor charge as the scene temperature varies. This technology is limited by the ability to obtain good quality, very thin

BST films. The best reported Noise Equivalent Difference Temperature (NEDT) for the system was 100mK (C. Hanson, "Uncooled thermal imaging at Texas Instruments," SPIE vol. 2020, Infrared Technology XIX (1993)).

[0008] An approach by Honeywell uses an array of micro-bolometers with Vanadium Oxide (VO<sub>x</sub>) resistors (Temperature Coefficient of Resistance (TCR) 2%/K). The bolometer is suspended by a silicon nitride bridge for thermal isolation from the substrate containing the read out electronics. The commercial products achieve a Noise Equivalent Difference Temperature (NEDT) in the range of 100mK and have been integrated in video rate and single shot digital cameras. Recent results from Raytheon have reported a 20mK NEDT for a 2500µm² pixel size. This approach is limited by the self-heating of the pixel and l/f noise. (B.E. Cole et al., "Monolithic Two-Dimensional Arrays of Micromachined Microstructures for Infrared Applications," *Proceedings of the IEEE*, Vol. 86, no. 8, pp. 1679-1686, 1998, and W. Radford et al., "Microbolometer Uncooled Infrared Camera with 20mK NEDT," *SPIE Conference on IR Tech, and Applications XXIV*, San Diego, CA, July 1998, pp.636-646.

[0009] An approach by Sarnoff Research Center senses capacitance change of a bimetallic element with the substrate. The thermal isolation is designed using a SiC suspension and the bimetallic strip includes SiC and Aluminum. The theoretical value for the NEDT using this technology is 5mK.

[0010] Silicon infrared imagers developed at the University of Michigan use a n+1 polysilicon and gold thermocouple to measure the temperature difference between the pixel and the substrate. The best reported NEDT for a 200 $\mu$ m by 650 $\mu$ m device was 200mK. These devices have been integrated into a standard CMOS process to achieve a NEDT of 320mK for a 250 $\mu$ m by 250 $\mu$ m device. It is difficult to achieve small pixel size with this approach due to the

larger number of conductors in the thermopile that increase the pixel thermal conductivity to the substrate.

Heat balancing CMOS imagers also developed at the University of Michigan use suspended CMOS transistors that are heat balanced to cancel out the incident infrared radiation. The group fabricated a 100μm x 100μm pixel and reported a detectivity of 3x10<sup>7</sup> cm-(Hz)<sup>-1/2</sup>/W. The thermal isolation between the substrate and the pixel is poor due to the large number of conductors incident on the pixel. The approach is limited by the size of the pixel that cannot be reduced due to etching considerations.

[0012] Pyroelectric detectors using PVDF film deposited on CMOS have been demonstrated by Binne et al, "An integrated 16x16 PVDF pyroelectric sensor array," *IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control*, vol. 47, Issue 6, Nov. 2000, pp. 1413-1420. The main drawback to this approach is that it requires an external mechanical chopper for operation.

[0013] A brief summary of the state of the art pixels demonstrated by industry and research groups is summarized in Table 1 below.

TABLE 1: Comparison of Pixel Performance Reported in Literature

	Honeywell	TI approach	Active Pixel	U. Mich	Pyroelectric
Principle	Bolometer	Ferroelectric	Heat-balancing	Thermopile	PVDF
Process	Custom	Custom	CMOS	CMOS	CMOS
Pixel size	50μm x 50μm	50μm x 50μm	100μm x 100μm	250μm x 250μm	105μm x 105μm
Bandwidth	30 Hz	30	30	NA	30 Hz
Noise	30 x 10 <sup>-12</sup>	NA	300 x 10 <sup>-12</sup>	330 x 10 <sup>-12</sup>	2.4 x 10 <sup>-11</sup>
Equivalent	$W/\sqrt{Hz}$		$W/\sqrt{Hz}$	$W/\sqrt{Hz}$	$W/\sqrt{Hz}$
Power			·		4.4.108
Detectivity	$5 \times 10^8$	NA	3 x 10'	$7.7 \times 10^7$	$4.4 \times 10^8$
(cm-(Hz) <sup>-1/2</sup> /W)				220 77	NTA
NEDT	25mK	100mK	NA	320mK	NA

[0014] Accordingly, there is a need for a low cost imager that has the potential of being utilized in markets and applications that until now were not cost effective. For example, there is

a need for an imager for applications such as night driving aids. IR closed circuit cameras could aid surveillance and home security systems. Low cost IR imagers can be used to identify sources of heat leaks in homes and factories leading to energy savings.

### SUMMARY OF THE INVENTION

[0015] According to one embodiment, the present invention is directed to a pixel for an IR sensor. The pixel includes a substrate assembly having a cavity defined by at least one sidewall and a cantilevered beam connected to the substrate assembly and disposed in the cavity. The cantilevered beam includes a first spring portion and a first capacitor plate portion, wherein the first spring portion includes at least two materials having different coefficients of thermal expansion. The pixel further includes a second capacitor plate portion, such that incident IR radiation causes the first spring portion of the cantilevered beam to move laterally relative to the sidewall, thereby creating a variable capacitance between the first capacitor plate portion of the cantilevered beam and the second capacitor plate portion.

[0016] According to another embodiment, the pixel includes a substrate assembly, a first cantilevered beam and a second cantilevered beam. The substrate assembly includes a cavity defined by at least one sidewall. The first cantilevered beam is connected to the substrate assembly and disposed in the cavity, and includes a first spring portion and a first capacitor plate portion, wherein the first spring portion includes at least two materials having different coefficients of thermal expansion. The second cantilevered beam is also connected to the substrate assembly and disposed in the cavity, and includes a second spring portion and a second capacitor plate portion, wherein the second spring portion includes at least two materials having different coefficients of thermal expansion, such that incident IR radiation causes the first and

second spring portions to move laterally relative to the sidewall thereby creating a variable capacitance between the first and second capacitor plate portions.

micromachined structure. The micromachined structure includes a substrate assembly having a cavity defined by at least one sidewall. The micromachined structure also includes a first cantilevered beam connected to the substrate assembly and disposed in the cavity. The first cantilevered beam includes a first spring portion and a first capacitor plate portion, wherein the first spring portion includes at least two materials having different coefficients of thermal expansion. In addition, the micromachined structure includes a second capacitor plate portion, such that incident IR radiation causes the first spring portion of the first cantilevered beam to move laterally relative to the sidewall, thereby creating a variable capacitance between the first capacitor plate portion of the first cantilevered beam and the second capacitor plate portion.

[0018]

According to another embodiment, the present invention is directed to an infrared

(IR) imager including an addressing circuit and a pixel array coupled to the addressing circuit.

The pixel array includes a plurality of IR sensitive pixels, wherein each pixel includes first and second cantilevered beams. The first cantilevered beam is connected to a substrate assembly and disposed in a cavity of the substrate assembly, wherein the cavity is defined by a sidewall. The first cantilevered beam includes a first spring portion and a first capacitor plate portion, wherein the first spring portion includes at least two materials having different coefficients of thermal expansion. The second cantilevered beam is also connected to the substrate assembly and disposed in the cavity. The second cantilevered beam includes a second spring portion and a second capacitor plate portion, wherein the second spring portion includes at least two materials having different coefficients of thermal expansion, such that incident IR radiation causes the first

and second spring portions to move laterally relative to the sidewall thereby creating a variable capacitance between the first and second capacitor plate portions.

## BRIEF DESCRIPTION OF THE FIGURES

[0019] Embodiments of the present invention are described in conjunction with the following figures, wherein:

Figures 1 and 2 are diagrams illustrating a principle of operation according to one embodiment of the present invention;

Figure 3 is a top plan view of an infrared sensitive pixel according to one embodiment of the present invention;

Figure 4 is a cross-sectional side-view of the pixel of Fig. 3;

Figure 5 is a top plan view of an infrared sensitive pixel according to another embodiment of the present invention;

Figure 6 is a cross-sectional side-view of the pixel of Fig. 5;

Figures 7-9 illustrate a technique for fabricating an infrared sensitive pixel according to one embodiment of the present invention;

Figure 10 is a scanning electron micrograph (SEM) image of a pixel according to another embodiment of the present invention;

Figure 11 is a SEM image of a thermal isolation portion of the pixel of Figure 10;

Figure 12 is a cross-sectional side-view of the thermal isolation portion of Figure 11;

Figure 13 is a top plan view of a pixel according to another embodiment of the present invention;

Figure 14 is a side-view of a pixel according to another embodiment of the present

invention;

Figure 15 is a diagram of an infrared (IR) imager according to one embodiment of the present invention;

Figure 16 is a schematic diagram of an interface circuit of the IR imager of Figure 15 according to one embodiment of the present invention;

Figure 17 is a schematic diagram of the array of the IR imager of Figure 15 according to one embodiment of the present invention;

Figure 18 illustrates a clocking scheme for an IR imager according to one embodiment of the present invention; and

Figure 19 is a schematic diagram of the capacitance detection circuit of the IR imager of Figure 15 according to one embodiment of the present invention.

## DETAILED DESCRIPTION OF THE INVENTION

[0020] According to one embodiment, the present invention is directed to a micromachined infrared (IR) sensitive pixel. The operating principle of the IR pixel, according to one embodiment, is described in conjunction with Figures 1 and 2. Figure 1 illustrates two micromachined beams 10 anchored to a substrate assembly 12. The beams 10 may be, for example, CMOS micromachined beams having a cross-section along line C-C' in Figure 1 as illustrated in Figure 2. That is, the beams 10 may include both dielectric and metal layers. As illustrated in Figure 2, the metal layers for the left-hand beam may be oriented on the right-hand side of the beam, and the metal layers for the right-hand beam may be oriented on the left-hand side of the beam.

[0021] The metal layers of the beams 10 may be, for example, aluminum such that the temperature coefficient of expansion (TCE) of the aluminum metal layers (23 x 10<sup>-6</sup> K<sup>-1</sup>) is much greater than that of the CMOS inter-layer dielectric (0.4 x 10<sup>-6</sup> K<sup>-1</sup>). Thus, if a temperature change is induced in the beams due to incident IR energy (P<sub>in</sub>), then a lateral bending moment is produced. The beam bending is proportional to a difference in the TCE of the metal layers and the inter-layer dielectric. The lateral motion increases the inter-beam separation and decreases the capacitance between the beams. This change in capacitance may be measured by circuitry 14, such as an integrated CMOS capacitance-to-voltage converter, which may output a voltage proportional to the power of the incident IR energy.

[0022] The lateral motion ( $\delta$ ) at the tip of a beam 10 of length L, width w, thickness t, and effective Young's Modulus E can be expressed as:

$$\delta = \frac{L^2}{2} \left( \frac{M_I}{EI_{zz}} \right) = \frac{6L^2 M_I}{Etw^3} \tag{1}$$

where  $M_l$  is the lateral bending due to the beam cross-section and  $I_{zz}$  is the moment of inertia

about the z axis expressed as  $I_{zz} = \frac{1}{12}tw^3$ . It should be noted that out-of-plane curl of the two beams 10 is substantially identical and does not contribute to performance degradation.

Figures 3 and 4 illustrate a micromachined IR sensitive pixel 20 according to one embodiment of the present invention. Figure 3 is a top plan view of the pixel 20 and Figure 4 is a cross-sectional view of the pixel 20 along line III-III'. As illustrated in these figures, the pixel 20 includes a cantilevered beam 22 connected to a substrate assembly 24 and disposed in a cavity 26 defined by the substrate assembly. According to one embodiment, the beam 22 may be a CMOS micromachined beam, i.e., a beam having dielectric (such as silicon dioxide) and metal

(such as aluminum) layers fabricated according to CMOS processing techniques, such as a standard  $0.5~\mu m$  3-metal CMOS process.

[0024] As used herein, the term "cantilevered beam" is not limited to straight beams, but may also include, for example, meandering, serpentine or curved beams. In addition, the term "substrate assembly" as used herein refers to a substrate and any intervening layers or structures formed thereon or therein. The term "substrate" refers to a structure that is often the lowest layer of semiconductor material in a wafer or die, although in some technologies the substrate is not a semiconductor material.

[10025] The beam 22 may include, for example, a spring portion 28, a capacitive plate portion 30 and a thermal isolation portion 32. The spring portion 28 may include at least two materials having different temperature coefficients of expansion (TCE) aligned along the longitudinal axis of the beam 22. According to one embodiment, the spring portion 28 may be a CMOS micromachined structure having, for example, multiple aluminum layers and a silicon dioxide inter-layer dielectric aligned along the longitudinal axis of the beam 22. The TCE for aluminum is 23 x 10<sup>-6</sup> K<sup>-1</sup> and the TCE for silicon dioxide is 0.4 x 10<sup>-6</sup> K<sup>-1</sup>. Thus, as explained previously, incident IR radiation impinging upon the spring portion 28 and capacitive plate portion 30 will cause the beam 22 to move laterally relative to, for example, a sidewall 33 defining the cavity 26. The lateral movement of the spring portion 28 will in turn cause the capacitive plate portion 30 to move laterally, as indicated by the arrows in Figures 3 and 4.

[0026] The capacitive plate portion 30 includes an electrically conductive material. For example, according to one embodiment the capacitive plate portion 30 may include one or more CMOS metal layers (not shown). In addition, the substrate assembly 24 may include a capacitive plate portion 34 adjacent the capacitive plate portion 30 of the beam 22. According to

one embodiment, the capacitive plate portion 34 of the substrate assembly 24 may include one or more CMOS metal layers. Accordingly, lateral movement by the capacitive plate portion 30 of the beam 22 will cause the capacitance between the capacitive plate portions 30, 34 to vary in inverse proportion to their separation distance. This capacitance may be sensed by circuitry, such as solid-state circuitry integrated into the substrate assembly 24, to thereby determine the power of the incident IR radiation as described previously.

[0027] The thermal isolation portion 32 may provide an electrical connection between the capacitive plate portion 30 of the beam 22 and the substrate assembly circuitry while minimizing the thermal conductivity therebetween. In that way, the incident IR radiation may be effectively isolated in the beam 22 rather than dissipated in the substrate assembly 24.

According to one embodiment, as explained further hereinafter, the thermal isolation portion 32 may include a polysilicon interconnect layer to provide the electrical connection to the capacitive plate portion 30.

Figures 5 and 6 illustrate the pixel 20 according to another embodiment of the present invention. Figure 5 is a top plan view of the pixel 20 and Figure 6 is cross-sectional view of the pixel 20 along line V-V'. As illustrated in Figures 5 and 6, the pixel 20 may include two cantilevered beams 22a-b. As described previously, each beam 22a-b may respectively include a spring portion 28a-b, a capacitive plate portion 30a-b and a thermal isolation portion 32a-b. According to such an embodiment, the capacitive plate portions 30a-b form a capacitor. As explained previously, the metal layers of spring portion 28a may be oriented on the side of the beam 22a adjacent to beam 22b and the metal layers of spring portion 28b may be oriented on the side of the beam 22b adjacent to beam 22a, or vice versa. In that way, incident IR radiation causes each of the spring portions 28a-b to move laterally, but in opposite directions, relative to

the sidewall 33 of the cavity, thereby causing the capacitance between the capacitive plate portions 30a-b to vary. The capacitance between the capacitive plate portions 30a-b may be sensed, for example, by solid-state circuitry integrated in the substrate assembly 24.

[0029] Although the pixels described previously and hereinafter are described in the context of an IR sensitive pixel, it should be noted that the micromachined structure might be used for other purposes, such as a lateral actuator, a lateral resonant sensor and a temperature sensor.

[0030] Figures 7-9 illustrate a process for fabricating a pixel 20 according to an embodiment of the present invention. Figure 7 illustrates a cross-sectional view of a substrate assembly 40 having a circuitry layer 42 formed on a substrate 43. The circuitry layer 42 may be, for example, a CMOS circuitry layer, including CMOS circuitry regions 44 and CMOS interconnect regions 46, formed on the substrate 43 according to conventional CMOS fabrication techniques. The CMOS circuitry regions 44 may include, for example, CMOS circuits 45. For an embodiment in which the circuitry layer 42 is a CMOS circuitry layer, as illustrated in Figure 7, the CMOS circuitry layer 42 may include polysilicon layers 48, intermediate metal layers 50, and upper metal layers 52. The CMOS circuitry layer 42 may also include dielectric layers 54. The dielectric layers 54 may be, for example, an oxide layer such as, for example, silicon dioxide. The thickness of the CMOS circuitry layer 42 may be, for example, 5-7 μm. The substrate 43 may be, for example, a bulk silicon mass and may have a thickness of, for example, 400-800 μm.

[0031] Figure 8 illustrates the substrate assembly 40 after micromachining of the circuitry layer 42. In the illustrated embodiment, portions of the dielectric layers 54 of the CMOS circuitry layer 42 have been removed by a reactive ion etch (RIE). The upper metal

layers 52 act as the etching mask such that only those portions of the dielectric layers 54 exposed by the upper metal layers 54 are removed. RIEs are directional (anisotropic), such that a number microstructures 60 having well-defined sidewalls are formed. As in the illustrated embodiment, the microstructures 60 may include CMOS dielectric layers 54 and metal layers 50,52. The RIE may be performed with, for example, CHF<sub>3</sub> as the etchant gas in an O<sub>2</sub> plasma. CMOS micromachining processes used to create CMOS microstructures are further described in U.S. Patent 5,717,631 entitled "Microelectromechanical Structure and Process of Making Same" to Carley et al., and U.S. Patent 5,970,315, entitled "Microelectromechanical Structure and Process of Making Same" to Carley et al., which are incorporated herein by reference.

[0032] Figure 9 illustrates the substrate assembly 40 after an isotropic etch to remove portions of the substrate 43. According to one embodiment, a RIE may be used for the isotropic etch using, for example, sulfur hexafluoride (SF<sub>6</sub>) as the etchant gas in an O<sub>2</sub> plasma. As illustrated in Figure 9, the isotropic etching step releases the microstructures 60 from the substrate 43 to form cantilevered beams. In another embodiment a RIE may be first used for a directional etch of the substrate 43, followed by an isotropic etch.

[0033] Figure 10 is a scanning electron micrograph (SEM) image of a pixel 20 according to another embodiment of the present invention. As can be seen in Figure 10, the beams 22a-b may have a meandering or folded shape. In addition, the capacitive plate portions 30a-b of the beams may include protruding finger beams configured to form an interdigitated capacitor. That is, the finger beams of the respective capacitive plate portions 30a-b are interleaved. The meandering shape design for the beams 22a-b of the illustrated embodiment maximizes the tip deflection of the spring portions 28a-b within the pixel area. Further, the interdigitated capacitor

structure increases the capacitance of the pixel 20, hence increasing the sensitivity thereof. The dimensions for the pixel 20 given in Figure 10 are exemplary.

[0034] The pixel 20 of Figure 10 additionally includes a micromachined frame 70 connected to the substrate assembly 24 around the beams, which may be fabricated according to the conventional micromachining techniques such as those previously described. The frame 70 may include an embedded heater (not shown), which may be used to test the pixel 20 or to provide a temperature offset during operation. According to one embodiment, the structures of the beams 22a-b may be designed so that they have different mechanical resonant frequencies. For example, the mechanical resonant frequency of the beam 22a may be 245kHz and the mechanical resonant frequency of the beam 22b may be 230 kHz.

Figure 11 is a SEM image of the thermal isolation portion 32 of a beam of the pixel and Figure 12 is a cross-sectional view of the thermal isolation portion 32 along line A-A'. According to the illustrated embodiment, the thermal isolation portion 32 includes slotted metal lines 72. The slots in the beam 22 interrupt the metallization layers of the microstructure, such as the upper metal layer 52, thereby decreasing the thermal conductivity between the capacitive plate portion of the beam and the substrate assembly. Electrical conductivity between circuitry in the substrate assembly and the capacitive plate portion of the beam may be provided by polysilicon interconnect layer 48. According to one embodiment, the polysilicon interconnect layer 48 may have a width of, for example, 0.6 μm.

[0036] The anchor portion 74 of the substrate assembly may include an electrically conductive via 76 to provide an electrical connection between the polysilicon interconnect layer 48 and the metal interconnect layer 50 of the substrate assembly circuitry. The via 76 may be made of metal such as, for example, tungsten or aluminum.

[0037] The beams 22 of the pixel 20 may take on numerous different configurations. Figure 13 is a top view of a pixel configuration according to another embodiment of the present invention. Like the embodiment illustrated in Figure 10, the capacitive plate portions 30a-b of the beams 22a-b in Figure 13 form an interdigitated capacitor. According to the illustrated embodiment, each capacitive plate portion 30a-b includes a main beam 77a-b having a number of finger beams 78 extending therefrom. The finger beams 78 from the respective capacitive plate portions 30a-b are interleaved to thereby form the interdigitated capacitor. During fabrication, the different residual stresses in the embedded layers of the spring portions 28a-b cause the finger beams 78 to move closer together after the mechanical release from the substrate, described previously, to thereby improve device sensitivity.

absorbing material (not shown) may be deposited on the pixel 20 such as, for example, by sputtering. The IR absorbing material may be, for example, platinum black, gold black or carbon black. According to another embodiment, the IR absorbing material may be deposited on a plate over the pixel. Figure 14 is a side-view of a pixel 20 according to such an embodiment. As illustrated in Figure 14, a plate 80 made of, for example, a thermally conductive material such as aluminum, is located over the beams (not shown) and supported by a post 82 connected to the frame 70. In this case, the thermal isolation portions between the frame 70 and the beams 28a-b may be omitted. The IR absorbing material 84 is deposited on the plate 80. The post 82 may also made of a thermally conductive material such as aluminum. Although only one post 82 is shown in Figure 14, more than one post may be employed if necessary to support the plate. According to other embodiments, such as for pixels 20 that do not include a frame, the post(s) 82 may be directly connected to the beams 28a-b.

Pixels according to the present invention may be used in an infrared (IR) imager. Figure 15 is a diagram of an IR imager 100 according to one embodiment of the present invention. According to one embodiment, the IR imager 100 may be integrated onto a single chip (or die). As illustrated in Figure 15, the imager 100 includes an array 101 of pixels 20 having N columns and M rows. The pixels 20 may be individually addressed by an addressing circuit 102 once every image scan. A pixel 20 in the M-th row and the N-th column may be selected when, for example, a N-th column bit line 104 and a M-th row bit line 106 are driven to a logic high by the addressing circuit 102. The addressing circuit 102 may include, for example, shift registers and may be synchronized by a master clock 108. A capacitance detection circuit 112 may be coupled to the addressing circuit 102 to sense the change in capacitance of the addressed pixel.

[0040] Each pixel 20 may include an interface circuit 110 coupled to the addressing circuit 102. Figure 16 is a diagram of the interface circuit 110 according to one embodiment of the present invention. In Figure 16 the pixel 20 is represented as a variable capacitor, which is coupled to a reference capacitor 120. According to one embodiment, the capacitance of the reference capacitor 120 may be 5fF. The circuit 110 also includes a shared source follower configuration including, for example, NMOS field effect transistors (FETs) 122, 124, 126 and 128. The first transistor 122 may be controlled by a reset signal and the second transistor 124 may be controlled by a reset compensation signal. The control terminal of the transistor 126 is coupled to the common node between the pixel 20 and the reference capacitor 120, and the source of the transistor 126 is coupled to the drain of the transistor 128. The transistor 128 is driven by the row bit line select signal from the addressing circuit 102, and the source of the transistor 128 is coupled to a column bit line from the addressing circuit 102. The capacitance

bridge formed by the pixel 20 and the reference capacitor 120 may be driven by two out of phase signals,  $V_{REF}^+$  and  $V_{REF}^-$ , which enable, as described hereinafter, double correlated sampling based capacitor detection. Any initial mismatch between the pixel 20 and reference capacitor 120 may be eliminated by adjusting the ratio between the positive and negative reference voltages,  $V_{REF}^+$  and  $V_{REF}^-$ . The transistors 122 and 124 may be used to set the DC voltage at the output. Switch injection errors may be reduced by driving the transistor 124 with a signal (the reset compensation signal) that is a delayed and inverted version of the reset signal driving the transistor 122.

Figure 17 is a schematic of the array 101 of the imager 100 according to one embodiment. The active column is selected by, for example, a logic high on the appropriate column bit line from the addressing circuit (not shown) and the active pixel is selected, for example, by a logic high on the row bit lines from the addressing circuit. The capacitance detection circuit 112 may be shared by each pixel 20 of the array 101.

Figure 18 illustrates a sample clocking scheme for a 2 x 2 pixel array. The  $V_{REF}^+$  and  $V_{REF}^-$  analog signals are input to the capacitive bridge as shown in Figure 16 and may be centered around analog ground. The frequency of the sampling is related to the scan rate of the image. The master clock frequency may be obtained by the relation:

$$F_{clock} = 2 (N)(M)(S)(n)$$
 (2)

where N is the number of columns, M is the number of rows, S is the scan rate of the image, and n is the number of pixel output measurements made per cycle. For a 16 x 16 array, operating at 30 frames per second and one measurement per cycle, the master clock frequency would be 15.36 kHz.

Figure 19 is a schematic diagram of the capacitance detection circuit 112 according to one embodiment of the present invention using double correlated sampling to generate an output voltage  $V_{out}$  that is proportional to the change in capacitance of the pixel 20 relative to the reference capacitor 120 (see Figure 16). The output from the pixel interface circuit 110 is coupled to a capacitor  $C_a$  that samples the DC offset voltage introduced by the interface circuit 110. The signal is amplified by an amplifier 130, and then the output, clocked by sampling signals phase1 and phase2, is sampled on capacitors  $C_{s1}$  and  $C_{s2}$  respectively. The difference is calculated by a differential amplifier 132 and latched by a sample-and-hold circuit 134. The switch 136 of the sample-and-hold circuit 134 may be driven by sampling signal phase2 such that the output is valid on the falling edge of phase2.

The pixel performance of an initial design is summarized in Table 2. For a given pixel area, optimal design is a careful trade-off between the area of the pixel and the thermal isolation. The Noise Equivalent Difference Temperature (NEDT) is the minimum temperature difference at the image source that the pixel can sense. NEDT can be improved to a certain extent by improving the thermal isolation, as the thermal time constant must be low enough to accommodate the image frame rate. However, the NEDT of 50 mK for this design example does not include the performance boost from energy absorption enhancements.

TABLE 2: Sample Pixel Performance

Symbol	Definition	Value	<u>Unit</u>
A	Micromechanical pixel area	588	(μm) <sup>2</sup>
L <sub>finger</sub>	Finger Beam length	25	μm
L <sub>spring</sub>	Spring length	20	μm
$V_{mod}$	Modulation voltage	3	V
F	F number of optics	1	-
G	Fill Factor	68	%
$S_p$	Positional sensitivity (FEA)	416	A/K
S <sub>c</sub>	Capacitance sensitivity (FEA)	160	aF/K
R <sub>therma</sub> l	Thermal isolation resistance	$3.31 \times 10^6$	K-s/J
R <sub>radiation</sub>	Radiative coupling resistance	9.87 x 10 <sup>6</sup>	K-s/J
C <sub>thermal</sub>	Thermal capacity	6.79 x 10 <sup>-9</sup>	J/K
$ au_{ ext{thermal}}$	Thermal constant	21	ms
β	Thermal transfer function	123	-
$\Delta T_{thermal}$	Thermal noise	35.8	μK(Hz) <sup>-1/2</sup>
$\Delta T_{photon}$	Photon noise	2.46	μK(Hz) <sup>-1/2</sup>
$\Delta T_{amp}$	Amplifier noise (CDS switched capacitor)	52.7	μK(Hz) <sup>-1/2</sup>
$\Delta T_{\text{scene}}$	Total noise referred to the scene	8.75	mK(Hz) <sup>-1/2</sup>
Detectivity	Detectivity	3 x 10 <sup>9</sup>	cm(Hz) <sup>1/2</sup> /W
NEP	Noise equivalent power	4.02 x 10 <sup>-9</sup>	W
NEDT	NEDT (@ 30 Hz)	6.08	mK

[0045] The fill factor of the device, that determines the radiative coupling from the scene to the device, can be improved by integrating an array of, for example, silicon microlenses to focus infrared energy on the pixel. The microlens array may be, for example, integrated on the backside of the chip to decrease assembly costs.

[0046] The presence of sidewall area increases the radiative absorption area of the device. Sidewall infrared energy absorption may be enhanced be design and control of the etch depth during isotropic release of the microstructures.

[0047] An advantage of the present invention that may be realized in certain embodiments thereof is that a relatively large gap  $(10-20~\mu m)$  may be formed between the thermal mass of the pixel and the underlying substrate assembly. This large gap may have

negligible thermal conductance relative to the thermal conductance of the pixel beams 22, which makes operation of an uncooled IR imager at atmospheric pressure feasible.

[0048] Although the present invention has been described herein with respect to certain embodiments, those of ordinary skill in the art will recognize that many modifications and variations of the present invention may be implemented. The foregoing description and the following claims are intended to cover all such modifications and variations.